Table of contents for Formal methods for hardware verification : 6th International School on Formal Methods for the Design of Computer, Communication, and Software Systems, SFM 2006, Bertinoro, Italy, May 22-27, 2006 : advanced lectures / Marco Bernardo, Alessandro Cimatti (eds.).


Bibliographic record and links to related information available from the Library of Congress catalog
Note: Electronic data is machine generated. May be incomplete or contain other coding.


Counter
Hardware Design and Simulation for Verification
Nicola Bombieri, Franco Fummi, Graziano Pravadelli ..............  1
Automatic Test Pattern Generation
Rolf Drechsler, Girschwin Fey ................................   30
An Introduction to Symbolic Trajectory Evaluation .
Koen Claessen, Jan-Willem Roorda .............................   56
BDD-Based Hardware Verification
Gianpiero Cabodi, Marco Murciano ..............................  78
SAT-Based Verification Methods and Applications in Hardware
Verification
Aarti Gupta, Malay K. Ganai, Chao Wang ......................   108
Building Efficient Decision Procedures on Top of SAT Solvers
Alessandro  Cimatti, Roberto Sebastiani ...........................  144
Refinement and Theorem Proving
Panagiotis Manolios .............. .......... ................ 176
Floating-Point Verification Using Theorem Proving
John Harrison .............................................. 211



Library of Congress subject headings for this publication: Formal methods (Computer science) Congresses, Integrated circuits Verification Congresses